Paper Title
An Efficient Implementation Of Double Precision Floating Point Adder & Subtractor Using Verilog

Abstract