Paper Title
FPGA Implementation of Phase Locked Loop (PLL) with Synchronous Reset

Abstract