Paper Title
A VLSI Implementation of Fast Addition Using an Efficient CSL As Architectures

Abstract